Abstract-We investigate two strategies to guarantee temporal correctness of a combinational circuit. We first propose a new technique to identify and test primitive faults. A primitive fault is a path delay fault that has to be tested to guarantee the performance of the circuit. Primitive faults can consist of single-(SPDF's) or multiple-path delay faults (MPDF's). Testing strategies for single primitive faults exist. In this paper, we focus on identifying and testing multiple primitive faults. Identification and testing of these faults is important for at least two reasons: 1) a large percentage of paths in production circuits remain untestable under the SPDF model, and 2) distributed manufacturing defects usually adversely affect more than one path and these defects can be detected only by analyzing multiple affected paths. The SPDF's contained in a multiple primitive fault have to merge at some gate(s). Our methodology can quickly 1) rule out a large number of gates as possible merging gates for primitive faults, and 2) prune the combinations of paths that can never belong to any primitive fault. Our identification procedure also finds a test for the fault. We present a complete algorithm for identifying and testing double path delay faults.
correctness of the circuit can be guaranteed. For high performance circuits with aggressive timing requirements, small process variations can lead to failures at the design clock rate. These defects can stay undetected after at-speed or stuck-atfault testing. Delay testing can detect these defects.
Path delay fault model [26] , [22] is frequently used in delay testing for detecting distributed manufacturing defects. In this model, a circuit is considered faulty if the propagation delay of any single (SP) or multiple (MP) path exceeds the prespecified clock period. A single path is an ordered set of signals and gates where and are a primary input and output, respectively, and signal is the output of gate and an input to gate A multiple path is a set of SP's that end at the same primary output [14] . A multiple-path delay fault (MPDF) on is a condition under which every SP in has a fault [14] . Therefore, a single-path delay fault (SPDF) can also be regarded as an MPDF containing only one faulty path. A delay defect on a path can be observed by propagating a rising or falling transition through the path. This requires application of a two-vector test, Therefore, a path delay fault specification consists of a physical path (SP or MP) and a transition (or a set of transitions in the case of an MP) that will be applied at the beginning of the path.
SPDF's in a combinational circuit can be divided into several classes [26] , [22] , [21] , [8] . Defects on robustly (R) testable paths [26] , [22] are guaranteed to be detected regardless of the delays on signals outside the path. Defects on nonrobustly (NR) testable paths [22] can be detected if transitions on certain signals that do not belong to the target path are not late. Defects on functional sensitizable (FS) paths [21] , [8] , [14] , [9] , [27] may degrade the circuit performance when several path delay faults occur simultaneously. Functional redundant (FR) paths can never determine the performance of the circuit and they do not have to be tested [21] , [8] . SP's that can affect the performance of the circuit (robust, nonrobust and functional sensitizable paths) are together called functional irredundant (FIRR) paths. Fig. 1(a) illustrates the SPDF classification. Note that most of the literature on path delay faults [22] , [11] , [8] considers the nonrobust set to be a superset of the robust set of paths and the functional sensitizable set to be a superset of the nonrobust testable set. In this paper, the set of robustly testable, nonrobustly testable and functional sensitizable path delay faults are considered to be disjoint. Therefore, nonrobustly testable paths are robustly untestable paths for which a nonrobust test exist. and nonrobustly untestable paths for which an FS test can be found. All path delay faults in the circuit can be divided into two classes: primitive faults and nonprimitive faults. Primitive faults [14] represent faults that have to be tested in order to guarantee the temporal correctness of the circuit. On the other hand, testing of nonprimitive faults is not required if tests for primitive faults have been derived. This is because nonprimitive faults can never independently affect the performance of the circuit. Primitive faults can consist of single (SP) or multiple path (MP) delay faults. Robustly and nonrobustly testable paths represent single primitive faults. There exist testing strategies for single primitive faults [22] , [7] . However, in some circuits robustly and nonrobustly testable paths represent a very small portion of all primitive faults. Most of the primitive faults consist of more than one faulty path. Number of SPDF's contained in a primitive fault represents the cardinality of a primitive fault. Multiple primitive faults represent sets of functional sensitizable paths. Therefore, testing multiple primitive faults involves testing of FS paths. A functional sensitizable path is a false path if no other path delay fault simultaneously exists in the circuit. However, if two or more path delay faults are present, then a functional sensitizable path can become a true path and can determine the circuit performance. The set of functional sensitizable faults in the circuit can be very large. Typically, a number of different tests have to be applied to guarantee that a given FS path is delay fault-free. This is because a given FS path can belong to many different primitive faults. An FS path is thoroughly tested by some test set if after applying it can be guaranteed that the target path is delay fault-free. Test set represents a test for all primitive faults containing the given FS path. Therefore, thorough testing of all FS paths would result in testing of all primitive faults [14] . Testing FS paths has been addressed by several research groups [14] , [9] , [27] , [12] , [25] . However, no practical method has been reported for thorough testing of FS paths for circuits described as multilevel netlists. Note that some FS paths may not belong to any primitive fault [27] and together with the FR paths they are part of the nonprimitive fault set. Fig. 1(b) illustrates the classification of all path delay faults.
A. Motivation for This Research
Our inability to generate tests for MPDF's can lead to a poor delay test quality [9] .
Example 1: Consider circuit s1269 from the ISCAS89/ADDENDUM93 [3] set of benchmarks. Fully scanned and mapped into two-input gates this circuit has a total of 79 138 paths. The number of robust, nonrobust and functional sensitizable paths is 18,506. Only 5.4% of paths are robustly or nonrobustly testable while 94.6% are functional sensitizable. If multiple primitive faults are not tested, then 94.6% of paths cannot be checked for delay defects. Fig. 2 shows the number of paths with delay longer than the corresponding path delay for 1) robustly and nonrobustly testable paths [graph (a)] and 2) functional sensitizable paths [graph (b)]. The delays are obtained from a timing analyzer [6] . The longest robust or nonrobust path has a delay of 43.5 ns while the longest functional sensitizable path has a delay of 105.3 ns. Therefore, the robust and nonrobust test set can detect only path delay defects whose total size is more than twice the delay of the path. Small manufacturing defects might not result in such large delay defects. However, they can cause a small delay increase on more than one long path. In circuits like this one, such defects could be detected only by testing multiple primitive faults.
The heuristic proposed in [27] identifies 7,851 out of 17 505 FS paths as paths that need to be considered in order to cover all primitive faults. To cover all primitive faults of cardinality two (total of 512), it is necessary to test 155 FS paths.
To be able to guarantee the temporal correctness of a circuit all primitive faults have to be tested. For multilevel circuits, identifying and testing primitive faults of cardinality higher than one is a complex problem. Up to date, there does not exist a practical method for identifying and testing primitive faults of cardinality higher than two or three for large designs. One possible solution to guarantee the temporal correctness of the circuit without having to test multiple primitive faults is synthesis for robust path delay fault testability [24] , [11] , [19] , [13] . Research in this direction attempts to synthesize a circuit such that every path is robustly testable, i.e., testing SP's is sufficient to guarantee the performance. A 100% robust testable two-level representation can be transformed into a 100% robust testable multilevel representation. However, these approaches have two limitations. First, these synthesis methods usually result in a design with a much larger area compared to the original design. Second, many multilevel designs cannot be represented as two-level circuits using practical computing resources. Design for testability (DFT) techniques offer an alternative solution. The DFT technique presented in [23] focuses on insertion of test points in a multilevel design such that all paths can be tested robustly. An improved technique for addition of test points was presented in [29] . These DFT techniques eliminate the need for testing any primitive fault of cardinality higher than one. Our results on primitive faults, as well as the results published in [25] show that many circuits have a large number of primitive faults of low cardinality (two or three). Furthermore, these faults can be identified and tests for them can be generated using reasonable computing resources. Therefore, compared to the DFT techniques for robust testability [23] , [29] , a DFT methodology that allows identifying and testing primitive faults of cardinality higher than 1 can result in a smaller area and performance overhead [17] . DFT is a term commonly used to denote 1) a method for making untestable faults testable or 2) a method for reducing the test generation effort. In this paper, term "design for testability" will be used to denote a method for reducing the test generation effort.
B. Limitations of Primitive Fault Testing
The concept of primitive faults is based on the path delay fault model and suffers from the problem of extremely large number of faults. Testing multiple primitive faults requires considering combinations of paths and, therefore, the problem is even more pronounced. For modern designs, even testing all single primitive faults might not be feasible. Therefore, testing primitive faults should be combined with some method for selecting critical primitive faults.
C. Contributions of This Work
In this paper, we investigate strategies for identification and testing of multiple primitive faults in multilevel combinational circuits. We observe that SPDF's contained in a multiple primitive fault have to merge at one or more gates to form a MPDF. Our methodology quickly identifies gates that can never be the merging gates where SP's interact to form a primitive fault. Several techniques are presented to quickly prune combinations of paths that can never belong to any primitive fault. We present a complete algorithm for identifying all primitive faults of cardinality two. The primitive faults are identified by considering individual FS paths and by finding all primitive faults of cardinality two that the given FS path is involved in. Our technique can be combined with timing analysis to select the set of long FS paths or with any other method for selecting the set of FS paths for testing [27] , [16] .
We also present a design for primitive delay fault testability technique. Our objective is to guarantee the performance of the circuit by identifying and testing only primitive faults of cardinality up to two. Our technique is based on test point insertion. We efficiently identify a small set of potential locations for inserting control points. Insertion of a single control point can lower the cardinality of several primitive faults. Our approach re-evaluates primitive delay fault testability of the circuit after insertion of every control point. After a few iterations only primitive faults with at most two paths can exist in the circuit in the test mode. This paper is organized as follows. We begin by providing necessary definitions in Section II. In Section III we briefly review previous work on testing primitive faults and DFT techniques. In Section IV we address the problem of identification and testing of primitive faults. We also present experimental results for finding primitive faults of cardinality two for some benchmark circuits. Section V presents our design for primitive delay fault testability technique. It also addresses necessary conditions for existence of primitive faults of cardinality higher than two. The experimental results for applying our DFT technique to benchmark circuits are also given in Section V. Section VI concludes the paper.
II. DEFINITIONS
An input to a gate has a controlling value (cv) if the input determines the value of the gate regardless of the values on the other inputs of the same gate. If the value on an input is the complement of the controlling value, then the input has a noncontrolling value (ncv). If the value of an input changes from the controlling to the noncontrolling value, then the transition is denoted as . The transition changes the input from ncv to cv value. A signal is an oninput if it is on the target path. A signal is an off-input if it is an input to a gate in the target path but it is not an on-input.
Given a path delay fault, the set of signal values that have to be assigned in order for a test to exist is called set of mandatory assignments (SMA). Several techniques exist for computing SMA [15] , [5] , [20] . If assignment of a mandatory value causes signal conflicts, then the SMA is not consistent. Example 2: Consider the circuit in Fig. 3 . A signal is assigned symbol X1 if a signal assumes value zero or one for vector and it assumes value one for vector . Target path is an FS path because under any input vector pair that propagates a rising transition on this path the off-input must be assigned transition is an FS off-input). The value of signal in the target path is determined by the earlier arriving input. Therefore, in order to detect a fault on the target FS path, the transition on the FS off-input must also be late.
For each FS off-input there must exist one or more partial paths from primary inputs through which the transition can reach the FS off-input. These paths are said to be associated with the given FS off-input.
Example 3: Consider the circuit in Fig. 3 . For the test shown in the figure, partial path is associated with the FS off-input .
On-inputs and off-inputs can also be defined for MP's. A signal is an on-input of a MP if it belongs to one of the paths in [14] . Therefore, a MPDF can have a gate with several on-inputs (multiple on-input). A signal is called an off-input of a MP if it is an input to a gate in but it is not an on-input. An MPDF on is static sensitizable MPDF if there exists an input vector pair such that it launches the required transitions on all primary inputs in and each off-input of assumes a noncontrolling value under vector [14] . Example 4: Consider the circuit in Fig. 3 . The SPDF's and form a MPDF . Gate has a multiple on-input consisting of two signals, and . This MPDF is static sensitizable.
Definition 4: A primitive fault [14] is an MPDF that satisfies the following two conditions: 1) the MPDF is static sensitizable and 2) no proper subset of the MPDF is static sensitizable.
Robustly and nonrobustly testable path delay faults satisfy the above conditions and they are primitive faults of cardinality one. Since functional sensitizable faults are not static sensitizable they do not satisfy the first condition for primitive faults. However, several FS paths together can be statically sensitized and they can form a primitive fault. From the second necessary condition for primitive faults it follows that all SP's in a primitive fault of cardinality higher than one must be functional sensitizable paths. All SP's in a primitive fault end at the same primary output. Therefore, a primitive fault of cardinality higher than one must have at least one gate with a multiple on-input.
Definition 5: A gate that has a multiple on-input in a primitive fault of cardinality higher than one is called merging gate of that primitive fault.
All signals in the multiple on-input of a merging gate must be assigned transition. The SP's in a multiple primitive fault are said to be cosensitized at merging gates.
Consider the circuit in Fig. 4 (a). Faults and are FS faults. The test shown in figure cosensitizes these two faults at gate (this gate has a multiple on-input consisting of two signals). The MPDF is a primitive fault of cardinality two and gate is the merging gate. If both SP's ( and ) are faulty, then the test for will make this fault observable at the primary output. Next, consider Fig. 4 
(b).
Fault is also an FS fault. The test shown in figure sensitizes three FS paths, , and they merge at gates and . However, is not a primitive fault because it does not satisfy the second condition for primitive faults. This is because and is a primitive fault. To understand this condition, assume that the circuit has passed the test for . It means that at least one of the SPDF's ( or ) is not faulty. Let path be faulty and path be delay fault free. The test for cannot detect the fault on , because it requires that all paths , , and be faulty simultaneously. Therefore, if test for cannot detect a fault in the circuit, then neither can the test for
. If the circuit did not pass the test for , then the circuit is already delay-defective and no testing of is required.
III. PRIOR WORK
Ke and Menon [14] propose a technique for synthesizing a two-level circuit such that all faults in the circuit are primitive. Since representing a circuit in a two-level form may not be practical, algebraic transformations are used to convert a twolevel circuit into a multilevel circuit. The test set generated for the two-level circuit can also detect all primitive faults in the multilevel circuit. However, multilevel circuits obtained using only algebraic transformations are not area-efficient and synthesis tools usually use various Boolean transformations for area/performance/power optimization [2] .
A method to identify and test primitive faults in multilevel circuits was first reported by us [18] . Since the publication of our proposal, other methods for testing primitive faults in multilevel circuits have also been investigated in [25] , [28] . The technique presented by Sivaraman et al. [25] identifies primitive faults by identifying sets of paths which determine the signal stabilization time at the circuit outputs. To be able to handle medium sized benchmark circuits, iterative approach is proposed such that finding primitive faults of cardinality requires previous identification of all primitive faults of cardinality (
). Due to memory constraints for larger circuits only low cardinality (up to three) primitive faults are possible to be identified. The technique proposed by Tekumalla et al. [28] uses the concept of sensitizing cubes to reduce the search space for primitive faults. The procedure can identify faults that cannot be part of any primitive fault and do not need to be tested.
DFT methodology for robust path delay fault testability was investigated in [23] and [29] . The technique in [23] is based on addition of test points such that all paths can be tested robustly. As a result, it requires a very large number of test points. An improved technique for addition of test points was presented in [29] . It recognizes the fact that only paths participating in some primitive fault need to be made robust testable. In this case, robust path delay fault testability of a design can be achieved with fewer test points.
IV. IDENTIFICATION AND TESTING OF PRIMITIVE FAULTS
Several methods are known for testing primitive faults of cardinality one [26] , [22] , [9] . Therefore, we focus only on testing primitive faults with two or more paths. In the sequel "primitive fault" refers to a primitive fault of cardinality higher than one. All individual paths in such primitive faults are functional sensitizable paths. Our methodology identifies primitive faults by considering individual FS paths and by identifying all primitive faults that the given FS path is involved in. For a given signal , we distinguish between two kinds of FS paths terminating at the same primary output: 1) FS paths for which the signal assumes a controlling value for vector (cv-FS paths through ) and 2) FS paths for which signal assumes a noncontrolling value for vector (ncv-FS paths through ). For simplicity reasons, we explain the main ideas in our methodology assuming that the circuit contains only two-input gates. Extension to circuits containing gates with arbitrary number of inputs is straightforward. We handle multiple output circuits by processing each primary output and its fanin cone separately.
A. Cosensitizing Gates
A primitive fault must have at least one merging gate. If we identify gates that can never be the merging gates for any primitive fault, then we can significantly reduce the effort required to identify and test primitive faults. This is especially true if the number of nonmerging gates represents a significant fraction of the total number of gates in the circuit. Gates that could possibly be the merging gates in some primitive fault are called cosensitizing gates. Gates on which no merging of FS paths to form a primitive fault is possible are called noncosensitizing gates. As we show later, identification of cosensitizing gates is easier than identification of merging gates.
1) Cosensitizing Gates with Respect to a Primary Output:
Since SP's in a primitive fault end at the same primary output, identification of primitive faults can be done by considering each primary output and its fanin cone separately. Therefore, cosensitizing gates can be defined with respect to a primary output.
Definition 6: A two-input gate is a cosensitizing gate with respect to a primary output if every input to the gate has at least one cv-FS path passing through it.
If a gate has more than two inputs, then the gate is a cosensitizing gate if it has at least two inputs with nonzero number of cv-FS paths. If an input to some gate has no cv-FS paths passing through it, then all paths passing through this input with a controlling value under vector are either robust, nonrobust or functional redundant. Therefore, this input cannot be part of any path in a primitive fault.
Example 6: Consider the circuit given in Fig. 5 . There are six functional sensitizable paths:
, , , and . The circled numbers adjacent to each signal show the number of cv-FS paths through that signal. Gates , and all have one input with no cv-FS paths. Therefore, they cannot be cosensitizing gates with respect to the primary output. The only cosensitizing gates with respect to the primary output are and .
If a circuit has multiple outputs, then a gate can be a cosensitizing gate with respect to one PO and a noncosensitizing gate with respect to another PO.
2) Cosensitizing Gates with Respect to an FS Path:
Condition given by Definition 6 identifies the cosensitizing gates for any FS path in the fanin cone of a given primary output. To find the primitive faults that a specific FS path is involved in, the information about cosensitizing gates can be further refined. In this refinement process, some of the cosensitizing gates with respect to a given PO might become noncosensitizing with respect to the target path. However, all noncosensitizing gates with respect to the given PO will stay noncosensitizing with respect to any target FS path ending at that PO. A cosensitizing gate with respect to a given FS path does not have to belong to the path.
Definition 7: A cosensitizing gate with respect to a primary output is said to be a cosensitizing gate with respect to an FS path ending at if under the set of mandatory assignments (SMA) for the following conditions are satisfied: 1) the on-input and off-input of can be assigned a transition and 2) in case gate is not on , then there exists a gate such that is a cosensitizing gate with respect to and is in the fanin cone of gate . If a gate has more than two inputs the condition 1) of the above definition would require that only one off-input is assigned transition, while the rest of the off-inputs are assigned a noncontrolling value under the second vector. We illustrate the conditions of Definition 7 through examples.
Example 7: Consider the circuit in Fig. 6 (a) (equivalent to the circuit in Fig. 5 ). Gates and are cosensitizing gates with respect to the primary output . Let the FS path for which we are trying to find the primitive faults be . Under the SMA for the on-input and off-input to gate cannot be assigned transition. Therefore, gate is not a cosensitizing gate with respect to path . Also, since the inputs to gate cannot be both assigned transition under the SMA for , gate is not a cosensitizing gate with respect to . Example 8: Assume that the logic in Fig. 6(b) is a part of some larger circuit. Let path be the target FS path and let gates and be cosensitizing gates with respect to the primary output . The SMA for path is shown in the figure. Under this SMA both inputs to gate can be assigned transition. However, gate is the last cosensitizing gate in (closest to the primary output). Therefore, no gate outside the fanin cone of gate can be a cosensitizing gate for path and gate cannot be a cosensitizing gate for path .
B. Merging Gates
There are several reasons why a cosensitizing gate may not be a merging gate. First, computing the exact number of cv-FS paths through each signal in the circuit can be prohibitively expensive since it requires consideration of two vectors ( and ) . Approximate values for the number of cv-FS paths through each signal can be efficiently computed by using only the information about the second vector [8] . However, these numbers are pessimistic in the sense that a functional redundant path may be counted as an FS path. On the other hand, FS paths can never be misclassified. Second, even if the cv-FS path count can be computed exactly, the information about the number of cv-FS paths passing through the inputs to a cosensitizing gate does not take into account any correlations between these paths. Correlations between the FS paths can be temporal or spatial. Temporal correlations are manifested by a cosensitizing gate for which the cv-FS paths cannot pass through together under any input vector pair. Spatial correlations are manifested by a cosensitizing gate for which a multiple delay fault involving only FS paths exists, but it is a superset of some primitive fault (see Example 5) . One simple way to account for some of the temporal correlations between the paths passing through a given cosensitizing gate is to assign transition to both of its inputs and to find the forward and backward implications of this assignment. If a conflict is detected, then the gate is not a cosensitizing gate.
Note that our technique does not depend on the accuracy with which the cv-FS values are computed. Using approximate methods for path classification as well as ignoring correlations between FS paths only results in a larger number of cosensitizing gates. This implies longer search time for primitive faults. All primitive faults that include the given FS path will correctly be identified by our method.
C. Identifying FS Paths Not Involved in Any Primitive Fault
Not every FS path participates in some primitive fault. Efficient techniques for identifying FS paths that do not participate in primitive faults have been proposed in literature [21] , [27] , [12] , [16] . Another way to identify FS paths that are not involved in any primitive fault is to consider the number of cosensitizing gates for the given path. If on FS path there are no cosensitizing gates with respect to , then path does not have to be tested. Faults on such FS paths can be detected by testing other paths.
Example 9: Consider again the circuit in Fig. 6(a) . Gates and are cosensitizing gates with respect to the primary output. The SMA and their implications for the functional sensitizable path are as shown. Note that in the target path there are no cosensitizing gates with respect to the target path (see Example 7) . Therefore, the target path does not have to be tested. The fault on the target path can be observed only if paths and are also faulty. However, both of these paths are robustly testable and if any of them is faulty the robust test set will detect the fault. Similarly, we can determine that path does not have cosensitizing gates and it does not have to be tested.
Information about FS paths that do not require testing can be used to update the number of cv-FS paths through each signal.
Example 10: Consider the circuit in Fig. 5 . Paths and pass through signals and with a controlling value but these paths do not have to be tested (see Example 9) . Therefore, the number of cv-FS paths through signals and reduces by two. The updated values for cv-FS paths are shown as circled numbers adjacent to each signal in Fig. 7 .
The process of eliminating FS paths that do not have cosensitizing gates and updating the number of cv-FS paths through each signal can be repeated for several iterations.
Updating the values for cv-FS paths results in a smaller number of cosensitizing gates and a smaller number of FS paths that have to be considered in our test generation effort for primitive faults. However, there exist FS paths that do not participate in any primitive fault but cannot be identified by examining only the number of cosensitizing gates. This is because not every cosensitizing gate is a merging gate.
D. Primitive Faults of Cardinality Two
A given FS path can participate in many primitive faults. The cardinality of these primitive faults can be anywhere from two up to the total number of FS paths terminating at the given PO. To guarantee that a fault on an FS path will not affect the performance of the circuit, all primitive faults that involve the FS path have to be identified and tested. The probability that functional sensitizable paths will simultaneously be affected by defects significantly reduces as increases. Therefore, identification and testing of primitive faults of low cardinality is of the highest significance. We focus on primitive faults of cardinality two.
Our algorithm for identifying primitive faults of cardinality two consists of two parts. In the first part of the algorithm, we identify the cosensitizing gates with respect to the given PO. In the second part, we identify FS paths that participate in primitive faults of cardinality two and all primitive faults of cardinality two that include a given FS path. The flowchart of the algorithm is given in Fig. 8 . In the following, we explain the details of the algorithm.
1) Part I-Identifying Cosensitizing Gates:
This part of the algorithm involves several steps.
Step 1) Identify cosensitizing gates with respect to the given PO.
This requires knowledge about the number of FS paths passing through each signal. One way to find this number is by using the technique presented in [8] . This technique gives the upper bound on the number of cv-FS and ncv-FS paths through each signal. Therefore, the number of identified cosensitizing gates is also an upper bound.
Step 2) Account for some of the correlations between the cv-FS paths that pass through a given cosensitizing gate. This is done by assigning a transition to both inputs to the cosensitizing gate and by checking for conflicts during the implication process (see Section IV-B).
Step
3) Update the number of cv-FS and ncv-FS paths through each signal by identifying FS paths that do not have any cosensitizing gates under the set of mandatory assignments.
This step further refines the set of cosensitizing gates with respect to the primary output (see Section IV-C).
2) Part II-Identifying Primitive Faults of Cardinality Two That Include Given FS Path:
We use the circuit in Fig. 9 to explain this part of the algorithm. Gate is a cosensitizing gate with respect to the FS path . The off-input of is an FS off-input. Partial paths represent possible paths associated with the FS off-input (paths that can propagate a transition from PI to gate ). Also, denotes the partial path of from gate to the primary output. The algorithm for finding the primitive faults of cardinality two for FS path involves several steps. Note that whenever the algorithm needs to return to some previous step, all signal values that have originally existed at that step have to be restored.
1) Check if there are any FS paths that need to be considered for primitive fault identification. If yes, go to Step 2. If not, continue by processing the next primary output and its fanin cone.
Functional sensitizable paths that need to be considered are the ones that have at least one cosensitizing gate with respect to the primary output.
Step To find a cosensitizing path that together with forms a primitive fault of cardinality two, the partial path must be statically sensitizable under SMA' and it also must be contained in the FS path obtained by concatenation of partial paths and (denoted ). The strategy presented in [8] is used to quickly identify signals in the input cone of signal for which, under the current SMA, no static sensitizable path can pass through. The information about the number of cv-FS and ncv-FS paths passing through each signal is used to prune the search for the partial path (this will be illustrated in Example 11).
Step 7) Check if a statically sensitizable partial path to PI is found and path is functional sensitizable. If yes, a primitive fault of cardinality two is found. Go to Step 6. If not, go to Step 6.
We illustrate the second part of our algorithm with an example.
Example 11: Consider the circuit in Fig. 10(a) . The circled numbers show the number of cv-FS paths passing through the given signal while the numbers inside the boxes show the number of ncv-FS paths. The values are shown only for those signals for which the number of cv-or ncv-FS paths is nonzero. Gates , , and are the cosensitizing gates with respect to the primary output . Let the target path for which we are trying to find all primitive faults of cardinality two be . This path is shown in bold face in Fig. 10(b) . The SMA for is also shown in the figure (ignore for now the values shown inside the boxes since they are not part of the SMA for ). The only cosensitizing gate on is gate . Therefore, to find a cosensitized path which together with path forms a primitive fault of cardinality two, only partial paths associated with off-input have to be explored. Note that, if we did not use the information about cosensitizing gates, we would have to explore all partial paths associated with off-inputs , , and (potential FS off-inputs in the target path). Next, we assign a noncontrolling value for the second vector to all off-inputs in other than off-input and we assign a ncv cv transition to off-input . These values are shown within small boxes in Fig. 10(b) . Then, we examine the partial paths from signal to any primary input. The partial path associated with off-input must be static sensitizable under the current SMA. Also, the path cosensitized with (i.e., path , where ) has to be functional sensitizable. We can reduce the search effort for cosensitized paths by using the information about the number of cv-FS and ncv-FS paths passing through each signal. For example, there are no ncv-FS paths through input of gate [ Fig. 10(a) ] and the output of gate in Fig. 10(b) assumes a noncontrolling value for vector . Therefore, no FS path can pass through signal with a noncontrolling value. This means that we can eliminate from further consideration all partial paths passing through signal . On the other hand, input of gate has two ncv-FS paths passing through it and we have to continue checking all partial paths passing through signal . Once a partial path is identified we have to check if the path cosensitized with is functional sensitizable. In our example there are two primitive faults of cardinality two containing path . The first primitive fault includes paths and . The second primitive fault includes paths and .
E. Experimental Results for Primitive Faults of Cardinality Two
In this section, we present experimental results for some ISCAS85 [4] , fully scanned ISCAS89/ADDENDUM93 [3] Table I shows the path delay fault classification and the total number of gates versus the number of cosensitizing gates in the circuits. The names of the tested circuits are given in columns one and seven. Columns two and eight show the total number of SPDF's. Columns three and nine show the number of irredundant faults while columns four and ten show the number of FS faults identified using the technique in [8] . Since only gates with two or more inputs can be cosensitizing gates, to make a fair comparison of the number of total versus cosensitizing gates, we have mapped all circuits into two-input gates using the map command in misII [2] . Columns five and 11 show the total number of two-input gates in the circuit while columns six and 12 show the number of cosensitizing gates. A gate is counted as a cosensitizing gate if it is a cosensitizing gate with respect to at least one primary output. As the results show, the number of cosensitizing gates is small compared to the total number of gates in the circuit. Table II shows the results for primitive faults of cardinality two. The results are shown for two cases: 1) case when all paths are considered and 2) case when only long paths are considered. As long paths, we consider paths whose delay exceeds 70% of the delay of the longest sensitizable path in the circuit. These paths can be identified using a timing analyzer, e.g., [6] . We identify the primitive faults by considering individual FS paths and by identifying the primitive faults these paths are involved in. It is not necessary to consider all FS paths in the circuit to cover all primitive faults. Column two shows the number of FS paths selected by the heuristic in [27] as paths whose thorough testing will cover all primitive faults in the circuit. These are the paths considered by our algorithm for identifying primitive faults of cardinality two. Column three shows the number of FS paths that participate in primitive faults of cardinality two as identified by our algorithm. The number of FS paths that can be guaranteed not to affect the performance of the circuit after testing only primitive faults of cardinality two is given in column four. Column five shows the number of SPDF's that can be guaranteed not to affect the performance after testing primitive faults of cardinality one and two. The number of primitive faults of cardinality two and the CPU time in seconds are given in columns six and seven, respectively. The CPU time contains identification of FS paths to be considered, Parts I and II of the algorithm. For the case when only long paths are considered, the cup time also contains the time to identify long paths. As it can be seen from Table I , many of the tested circuits are highly robustly and nonrobustly testable. The results in Table II show that circuits with a low robust and nonrobust testability have a large number of primitive faults of cardinality two (for example, s635). For these circuits ignoring primitive faults of cardinality one for testing could lead to poor delay test quality. Testing primitive faults of cardinality two results, on the average, in thorough testing of 18% of FS paths that need to be tested (shown in Column two). Even though for some tested circuits there is only a slight improvement in the number of the faults covered by testing primitive faults of cardinality one versus the number of faults covered by testing primitive faults of cardinality up to two, the real improvement in the fault coverage achieved by testing primitive faults of cardinality two could be seen only if we could compare the number of detected primitive faults versus the number of all primitive faults in the circuit.
V. DESIGN FOR PRIMITIVE DELAY FAULT TESTABILITY
Some circuits have a large number of primitive faults of low cardinality. Identification of these primitive faults is of highest significance. However, a circuit cannot be guaranteed to be temporally correct unless all primitive faults of all cardinalities have been identified and tested. For large circuits this is impractical. To resolve this problem, we propose a DFT technique that inserts a small number of control points such that the circuit, in the test mode, has only primitive faults of cardinality up to two. These primitive faults can be tested and the circuit performance can be guaranteed. The following example illustrates our idea.
Example 12: Consider the circuit in Fig. 11(a) . The three path delay faults shown in bold, , , and belong to a primitive fault of cardinality three, . Gates and are the merging gates for . It can be shown that is the only primitive fault of cardinality higher than two in this circuit. Since our goal is to ensure that the circuit is delay fault-free after testing only primitive faults of cardinality up to two, we can insert a control point at the fanout of gate , as shown in Fig. 11(b) . In test mode the test pin will be assigned a stable controlling value S1. In the functional mode the test pin will be assigned a stable noncontrolling value S0. In test mode paths and form a primitive fault of cardinality two,
. This fault can be tested using the procedure in Section IV-D. If is not faulty, we can guarantee that, in the functional mode, the performance of the circuit will not be affected by the primitive fault . This is because all three paths , , and have to be simultaneously faulty for the primitive fault to affect the performance of the circuit and we know that either or is fault-free (since is fault-free). In this case, addition of a test point reduces the cardinality of the primitive fault from three to two. 
A. Primitive Faults of Cardinality
In this section, we consider necessary conditions for existence of a primitive fault of cardinality for a given FS path
Before presenting the conditions we need some definitions.
Definition 8: Cardinality of a cosensitizing gate , denoted as , is the sum of the number of cv-FS paths passing through the inputs to gate .
Example 13: Consider the circuit in Fig. 7 . The cardinality of a cosensitizing gate is . Let denote the number of cv-FS paths passing through signal and let denote the upper bound on the number of primitive faults of cardinality for which gate is a merging gate. Using the information about for each input to a cosensitizing gate , can be found as follows: it is the number of different ways one can choose paths such that not all of them pass through the same input of .
Example 14: Let gate have two inputs ( and ) and let and . Then, , , , , while the number of possible primitive faults for cardinality six or higher is equal to zero. Number represents an upper bound which might not be tight. The reasons are the inability to precisely compute the number of cv-FS paths passing through each signal, the inability to find all the FS paths that do not have to be considered to identify primitive faults and ignoring the path correlations. Also, gate might participate as a merging gate in some primitive faults of cardinality higher than . Let denote the number of identified primitive faults of cardinality such that gate is a merging gate. If for a given cosensitizing gate and given cardinality we have then gate cannot be a cosensitizing gate for any primitive fault of cardinality higher than . Therefore, with respect to primitive faults of cardinality higher than , gate is a noncosensitizing gate. On the other hand, if , then gate should be considered as a cosensitizing gate with respect to primitive faults of cardinality . Definition 9: A gate is said to be a cosensitizing gate with respect to primitive faults of cardinality if . Lemma 1: A necessary condition for the existence of a primitive fault of cardinality that includes FS path is that there exists at least one cosensitizing gate in such that 1) the cardinality of is higher than and 2) gate is a cosensitizing gate with respect to primitive faults of cardinality .
We illustrate the conditions from Lemma 1 for . Example 15: Consider again the circuit in Fig. 7 . Let the target path be Gates and are the cosensitizing gates with respect to the target path. To check if for there might exist some primitive fault of cardinality three, we first have to find all primitive faults of cardinality two in the circuit. For gates and we have , , , and . It can be shown that there is only one primitive fault of cardinality two in this circuit and it contains paths and . The only merging gate is gate Therefore, we have and . This means that both gates will be classified as cosensitizing gates with respect to primitive faults of cardinality three. Therefore, the condition from Lemma 1 is satisfied for path .
B. Design for Primitive Delay Fault Testability Algorithm
Our algorithm for identifying good locations for inserting control points for primitive delay fault testability is based on the knowledge about cosensitizing gates. If every FS path in the circuit has at most one cosensitizing gate, the highest cardinality of a primitive fault in that circuit would be two. Adding test points such that this condition is satisfied would be a simple solution to achieve a design in which the highest cardinality of a primitive fault is two. However, this solution can be suboptimal. This is because some cosensitizing gates might not be merging gates for any primitive fault (see Section IV-B). Also, some cosensitizing gates might be merging gates only for primitive faults of cardinality two.
Our DFT algorithm for primitive faults consists of two parts. The flowchart of the algorithm is shown in Fig. 12 . In the first phase we identify all primitive faults of cardinality two and we find the potential locations for inserting test points. Addition of a test point can change the testability of many primitive faults in the circuit. Therefore, the second phase of our algorithm consists of several iterations of test point insertion and re-evaluation of the circuit primitive delay fault testability. 
1) Phase I-Identifying Potential Locations for Test Points:
This phase of the algorithm constructs two lists, and . The contains a list of FS paths that might be involved in some primitive fault of cardinality higher than two. The contains a list of potential locations for insertion of control points. This phase of the algorithm is identical to the algorithm for identifying primitive faults of cardinality two described in Section IV-D with a few additional steps (Steps 4A, 5A, 7A and 7B). The additional steps are shown in bold in the flowchart in Fig. 12 . In the following, we explain just the additional steps.
Step 1) Check if the necessary conditions for a cosensitizing gate to participate in a primitive fault of cardinality higher than two are satisfied for the cosensitizing gate . If yes, go to Step 5. If not, go to Step 3.
The necessary conditions are given by Lemma 1. Note that checking if the conditions of Lemma 1 are satisfied requires that all primitive faults of cardinality two have been previously identified.
This means that the process of identifying primitive faults of cardinality two and finding the potential locations for inserting test points cannot be combined into the same pass of the algorithm. The extra pass can be avoided if the current number of identified primitive faults of cardinality two is used instead. However, this might result in a larger number of test points.
Step 2) Insert into and insert signal into . Store the information that gate is a cosensitizing gate for Go to Step 3. If the set of mandatory assignments after assigning values to the off-inputs of cosensitizing gates in (SMA'), as explained in Step 4 of the algorithm in Section IV-D, is inconsistent, it means that path might participate in a primitive fault of cardinality higher than two.
Step 3) If path is an FS path and path is not static sensitizable, go to Step 7B. Else, go to Step 6. If the path obtained by concatenation of path and path is an FS path and partial path is not static sensitizable under SMA', it means that path might be involved in a primitive fault of cardinality higher than two.
Step 4) Insert into and insert signal into . Store the information that gate is a cosensitizing gate for Go to step 6. In designs with a large number of FS paths, we can select the longest FS paths and consider only them for test point addition. We illustrate the first phase of the algorithm with an example.
Example 16: Consider the circuit in Fig. 13 . All two-input gates in this circuit are cosensitizing gates with respect to the primary output. The target path is shown in bold and the cosensitizing gates under the SMA for this path are , , and . Fig. 13 shows the SMA' after assigning a controlling value under vector to the off-input of gate and noncontrolling values under to the off-inputs of gates and . Since SMA' is consistent we need to explore the partial paths from the off-input of gate to the primary inputs. The partial paths to be explored are: , , , , and . From the set of mandatory assignments in Fig. 13 it can be seen that partial paths , , and cannot be cosensitized in any way together with the target path (due to the assignment of a noncontrolling value to signal and a controlling value to signal under SMA'). Partial path is static sensitizable under the set of mandatory assignments in Fig. 13 and it is a part of FS path . Therefore, fault is a primitive fault of cardinality two. On the other hand, partial path is not static sensitizable under the set of mandatory assignments in Fig. 13 . This is due to the fact that both inputs to a cosensitizing gate have to be assigned a controlling value under SMA'. Therefore, path might be involved in a primitive fault of cardinality higher than two and it will be inserted into the . Also, the off-input of gate is a potential location for insertion of a control point. Therefore, the off-input of is added into the . Next, the same needs to be repeated for the remaining two cosensitizing gates in path (gates and ). After processing gates and we get that gate does not need while gate needs to be inserted into the . After the first phase of the algorithm the does not include all cosensitizing gates in the circuit. Only the gates in can be the merging gates for primitive faults of cardinality higher than two (these gates are cosensitizing gates with respect to primitive faults of cardinality higher than two). In the rest of the paper only those cosensitizing gates included in the will be referred to as "cosensitizing gates." Each path in has at least one cosensitizing gate.
2) Phase II-Iterative Addition of Test Points and Retesting of FS Paths in
: Addition of a control point can alter the conditions under which a given FS path can be tested. Our iterative approach involves retesting paths in the after addition of a test point in order to re-evaluate the testability conditions of these paths. Therefore, the second phase of our algorithm consists of insertion of test points and retesting of paths in . This phase involves several steps.
Step 1) Check if is empty. If not, go to Step 2. If yes, the algorithm is done.
Step 2) For each signal compute the gain reflecting the expected benefit of inserting a test point at signal .
For each signal , two different gain functions are computed: and . a) Function reflects the number of paths in for which signal is an off-input to some cosensitizing gate (these paths form a subset denoted ). The contribution of each such path to the gain of inserting a test point at signal depends on the number of cosensitizing gates in the path. This is because if is the only cosensitizing gate for path , after inserting a test point at we can eliminate path from . On the other hand, if gate is one of several cosensitizing gates for path , addition of a test point at signal does not guarantee that path can be removed from . Let denote the set of cosensitizing gates in . Then, is computed as b) Function reflects the fact that a test point at signal might reduce the cardinality of primitive faults for some path even though signal is not an off-input to some cosensitizing gate in . This can happen if signal is in the fanin cone of some off-input of a cosensitizing gate in . On the other hand, if signal is in the fanin cone of some off-input in that must be assigned a noncontrolling value under , the test point at signal cannot be used to reduce the cardinality of primitive faults for path . Let be a set of paths in for which a test point at signal can be assigned a controlling value under . Then, Step 3) Sort the list of potential locations for test points, . The list is sorted in descending order of . The value of is used to break ties. The remaining ties are broken arbitrarily.
Step 4) Insert a control point at the signal on the top of the .
Step 5) Retest paths in for which the test pin can be assigned a controlling value under .
Step 6) If a path participates only in primitive faults of cardinality up to two remove it from . If a path cannot be removed from the list, update the information about cosensitizing gates for the given path.
Step 7) If is not empty, update the considering only paths remaining in . Go to Step 1. The following example illustrates the gain computation in the second phase of our algorithm.
Example 17: Consider the circuit in Fig. 14 [10] can be easily combined with our approach.
C. Experimental Results for Design for Primitive Fault Testability
In this section, we present experimental results for some IS-CAS85 [4] , fully scanned ISCAS89/ADDENDUM93 [3] and multilevel LGSynth89 [1] benchmark circuits. The path classification for the tested circuits is given in Table I . Table III shows the results for our design for primitive delay fault testability methodology. Columns two, three, and four show the number of FS paths. Column two shows the total number of FS faults identified using the technique in [8] . Column three shows the number of FS faults that are selected using the path ordering heuristic [27] as paths whose testing would cover all primitive faults, while Column four gives the number of FS paths that are identified by our algorithm as paths that might participate in some primitive fault of cardinality higher than two. Columns five, six, and seven show the number of gates. Since only gates with two or more inputs can be cosensitizing gates, to make a fair comparison of the number of total versus cosensitizing gates, we have mapped all circuits into two-input gates using the map command in misII [2] . Column five shows the total number of two-input gates in the circuit, column six shows the number of cosensitizing gates for primitive faults of all cardinalities, while column seven shows the number of cosensitizing gate for primitive faults of cardinalities higher than two. These are the gates for which it could not be proven that they are merging points only for primitive faults of cardinality two and these gates are considered as candidates for adding test points. The last four columns show the results for our DFT technique for primitive faults. Columns eight and nine show results for the number of inserted test points and the CPU time, respectively, for the case when functions and are used to sort the signals in the . Columns ten and 11 show the results for random order of signals in . As it can be seen, the random order of signals in in most circuits results in a much larger number of test points. Before addition of test points, a number of primitive faults of cardinality higher than two might exist in the circuit. We do not have the knowledge about their cardinality and we do not know how to identify and test them efficiently. After applying our DFT technique, we can guarantee the performance of the circuit. However, as Table III shows, guaranteeing the performance of the design by testing only primitive faults of cardinality two for some circuits requires a large number of test points. Our current algorithm does not consider the possibility of sharing test inputs between different control points which might help reduce the number of required test inputs. We do not show a comparison of our experimental results to the results in [29] since the circuits used in [29] have a different logic structure than our circuits. 
VI. CONCLUSIONS
Ignoring some MP delay defects in the process of test generation can lead to a poor delay test quality. It is very difficult to identify and test all MPDF's that need to be checked (primitive faults) to guarantee the timing correctness of a fabricated circuit. We present a method that can reduce the complexity of the problem by eliminating from consideration a large number of gates and signals during the search for primitive faults. The chance that a circuit has a primitive fault that includes many paths decreases dramatically as the number of involved paths increases. Therefore, identifying and testing of primitive faults involving a small number of paths is of the highest significance. In this paper, we have presented a complete method to identify and test primitive faults of cardinality two. However, to ensure that the circuit is delay fault-free, all primitive faults of all cardinalities have to be identified and tested. Deriving tests for primitive faults of cardinality higher than two is impractical for large designs. Therefore, we have proposed a DFT methodology that eliminates the need to test primitive faults containing more than two paths. The objective of our iterative approach is to insert a small number of control points such that we can guarantee that the circuit is delay fault-free by applying tests only to primitive faults consisting of up to two paths. If timing is not considered during the design for primitive delay fault testability process, the performance of the circuit can be adversely affected. To avoid the performance degradation, performance driven DFT for primitive delay fault testability should be considered.
